Long and short covering edges in combination logic circuits
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (12) , 1245-1253
- https://doi.org/10.1109/43.62769
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Synthesis of delay fault testable combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On path selection in combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Random pattern testability of delay faultsIEEE Transactions on Computers, 1988
- Optimal pipelining in supercomputersACM SIGARCH Computer Architecture News, 1986
- Modeling and Testing for Timing Faults in Synchronous Sequential CircuitsIEEE Design & Test of Computers, 1984
- Timing Verification and the Timing Analysis programPublished by Association for Computing Machinery (ACM) ,1982
- Synchronous path analysis in MOS circuit simulatorPublished by Association for Computing Machinery (ACM) ,1982
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982