The stratixπ routing and logic architecture
- 23 February 2003
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
This paper describes the Altera Stratix logic and routing architecture. The primary goals of the architecture were to achieve high performance and logic density. We give an overview of the entire device, and then focus on the logic and routing architecture. The Stratix logic architecture is based on a cluster of ten 4-input LUTs and its routing consists of staggered routing lines. We describe the development of the routing architecture, including its directional bias, its direct-drive routing which reduces both area and delay. The logic array block and logic cell design is also described, and new routing structures with in the logic array block, and logic element features are described.Keywords
This publication has 7 references indexed in Scilit:
- Interconnect enhancements for a high-speed PLD architecturePublished by Association for Computing Machinery (ACM) ,2002
- Using sparse crossbars within LUTPublished by Association for Computing Machinery (ACM) ,2001
- Timing-driven placement for hierarchical programmable logic devicesPublished by Association for Computing Machinery (ACM) ,2001
- Automatic generation of FPGA routing architectures from high-level descriptionsPublished by Association for Computing Machinery (ACM) ,2000
- FPGA routing architecturePublished by Association for Computing Machinery (ACM) ,1999
- Effect of the prefabricated routing track distribution on FPGA area-efficiencyIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- Optimizations for a highly cost-efficient programmable logic architecturePublished by Association for Computing Machinery (ACM) ,1998