Interconnect enhancements for a high-speed PLD architecture
- 24 February 2002
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Timing-driven placement for hierarchical programmable logic devicesPublished by Association for Computing Machinery (ACM) ,2001
- Programmable memory blocks supporting content-addressable memoryPublished by Association for Computing Machinery (ACM) ,2000
- The effect of LUT and cluster size on deep-submicron FPGA performance and densityPublished by Association for Computing Machinery (ACM) ,2000
- Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and densityPublished by Association for Computing Machinery (ACM) ,1999
- A new high density and very low cost reprogrammable FPGA architecturePublished by Association for Computing Machinery (ACM) ,1999
- High-performance carry chains for FPGAsPublished by Association for Computing Machinery (ACM) ,1998
- Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluationPublished by Association for Computing Machinery (ACM) ,1998
- Optimizations for a highly cost-efficient programmable logic architecturePublished by Association for Computing Machinery (ACM) ,1998
- A novel predictable segmented FPGA routing architecturePublished by Association for Computing Machinery (ACM) ,1998
- Architecture issues and solutions for a high-capacity FPGAPublished by Association for Computing Machinery (ACM) ,1997