System synthesis using behavioural descriptions
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 277-282
- https://doi.org/10.1109/edac.1990.136659
Abstract
The authors present an architectural synthesis system. The system is able to generate multiprocessor architectures from behavioural descriptions. It combines the flexibility of so called high level synthesis systems with the higher throughput rates of DSP synthesis systems. After a short introduction into the CADDY system the impacts of mutual exclusion are briefly discussed. Then a new scheduling algorithm based on delay prediction and a new allocation algorithm based on a graph colouring approach are presented, that take data dependencies in the register assignment into account.Keywords
This publication has 7 references indexed in Scilit:
- Automatic synthesis of signal processing benchmark using the CATHEDRAL silicon compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A digital-serial silicon compilerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CASTOR: FSM Synthesis in a Digital Circuit Synthesis SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Synthesizing circuits from behavioural descriptionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Scheduling and binding algorithms for high-level synthesisPublished by Association for Computing Machinery (ACM) ,1989
- Automated datapath synthesis: a compilation approachMicroprocessing and Microprogramming, 1987
- REAL: a program for REgister ALlocationPublished by Association for Computing Machinery (ACM) ,1987