Interconnection delay in very high-speed VLSI
- 1 July 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 38 (7) , 779-790
- https://doi.org/10.1109/31.135749
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Accurate modeling and simulation of parallel interconnection in high-speed integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Microprocessor architecture and design for GaAs technologyMicroelectronics Journal, 1988
- High-Speed Pulse Transmission Along a Slow-Wave CPW for Monolithic Microwave Integrated CircuitsIEEE Transactions on Microwave Theory and Techniques, 1987
- Signal Processors Based Upon GaAs ICs: The Need for a Wholistic Design ApproachComputer, 1986
- CMOS — The emerging VLSI technologyIEEE Circuits and Devices Magazine, 1986
- Simple formulas for two- and three-dimensional capacitancesIEEE Transactions on Electron Devices, 1983
- Analysis of Slow-Wave Coplanar Waveguide for Monolithic Integrated CircuitsIEEE Transactions on Microwave Theory and Techniques, 1983
- Transient response of uniformly distributed RLC transmission linesIEEE Transactions on Circuits and Systems, 1980
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- Properties of Microstrip Line on Si-SiO/sub 2/ SystemIEEE Transactions on Microwave Theory and Techniques, 1971