A 2.3 mW CMOS ΣΔ modulator for audio applications
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 220-221,
- https://doi.org/10.1109/isscc.1997.585345
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic rangeIEEE Journal of Solid-State Circuits, 1996
- A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAMIEEE Journal of Solid-State Circuits, 1994
- A 500-megabyte/s data-rate 4.5 M DRAMIEEE Journal of Solid-State Circuits, 1993
- PLL design for a 500 MB/s interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993