A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 245.7 mm/sup 2/ 256 Mb SDRAM uses: (1) 60.2% cell-occupancy ratio array, (2) prefetched pipeline using first-in first-out buffer with parallel/serial converter, (3) synchronous mirror delay circuit.Keywords
This publication has 4 references indexed in Scilit:
- A 150-mhz 4-bank 64m-bit Sdram With Address Incrementing Pipeline SchemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A PLL clock generator with 5 to 110 MHz lock range for microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 150 MHz 8-banks 256 Mb synchronous DRAM with wave pipelining methodsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAMIEEE Journal of Solid-State Circuits, 1994