A versatile, low latency HyperTransport core
- 18 February 2007
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- PathScale InfiniPath: A First LookPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A HyperTransport Chip-to-Chip Interconnect Tunnel Developed Using SystemCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Design, implementation, and verification of active cache emulator (ACE)Published by Association for Computing Machinery (ACM) ,2006
- Measuring the gap between FPGAs and ASICsPublished by Association for Computing Machinery (ACM) ,2006
- MEMOnet: network interface plugged into a memory slotPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002