Locating logic design errors via test generation and don't-care propagation

This publication has 7 references indexed in Scilit:

• Design of integrated circuits: directions and challenges
  Proceedings of the IEEE, 1990
• Locating functional errors in logic circuits
  Published by Association for Computing Machinery (ACM) ,1989
• Logic design verification via test generation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Application of term rewriting techniques to hardware design verification
  Published by Association for Computing Machinery (ACM) ,1987
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Classes of Diagnostic Tests
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981