A 3GHz 12-channel time-division multiplexer-demultiplexer chip set

This publication has 7 references indexed in Scilit:

• Monolithic 1.6 Gbit/s 8:1 Multiplexer and 1:8 Demultiplexer Subsystems using CDFL
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• A GaAs DCFL Chip Set for Multiplex and Demultiplex Applications at Gigabit/Sec Data Rates
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• A time division multiplexer IC for bit rates up to about 2 Gbits/s
  IEEE Journal of Solid-State Circuits, 1984
• A high speed GaAs 8-bit multiplexer using capacitor-coupled logic
  IEEE Journal of Solid-State Circuits, 1983
• A GaAs MSI word generator operating at 5 Gbits/s data rate
  IEEE Transactions on Electron Devices, 1982
• MSI High-Speed Low-Power GaAs Integrated Circuits Using Schottky Diode FET Logic
  IEEE Transactions on Microwave Theory and Techniques, 1980
• A versatile ECL multiplexer IC for the Gbit/s range
  IEEE Journal of Solid-State Circuits, 1979