Analysis of harmonic distortion in single-channel MOS integrated circuits
- 1 February 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 17 (1) , 83-86
- https://doi.org/10.1109/jssc.1982.1051692
Abstract
Presents a general analysis for the calculation of harmonic distortion in single-channel monolithic analog MOS integrated circuits. Power series expressions are obtained for basic stages often used in an analog MOS technology. These include the depletion load inverter, enhancement load inverter, depletion load source follower, enhancement load source follower, and the differential pair. From the power series expressions, the second-order harmonic distortion is calculated. These results are compared with data obtained from a test chip.Keywords
This publication has 5 references indexed in Scilit:
- Harmonic distortion in single-channel MOS integrated circuitsIEEE Journal of Solid-State Circuits, 1981
- An NMOS telephone codec for transmission and switching applicationsIEEE Journal of Solid-State Circuits, 1979
- High-performance NMOS operational amplifierIEEE Journal of Solid-State Circuits, 1978
- Sampled analog filtering using switched capacitors as resistor equivalentsIEEE Journal of Solid-State Circuits, 1977
- Modeling and simulation of insulated-gate field-effect transistor switching circuitsIEEE Journal of Solid-State Circuits, 1968