Tolerating node failures in cache only memory architectures
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- The KSR 1: bridging the gap between shared memory and MPPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cache invalidation patterns in shared-memory multiprocessorsIEEE Transactions on Computers, 1992
- The Stanford Dash multiprocessorComputer, 1992
- DDM-a cache-only memory architectureComputer, 1992
- Real-time, concurrent checkpoint for parallel programsPublished by Association for Computing Machinery (ACM) ,1990
- Fault TolerancePublished by Springer Nature ,1990
- Sequoia: a fault-tolerant tightly coupled multiprocessor for transaction processingComputer, 1988
- Fault Tolerance in Tandem Computer SystemsPublished by Springer Nature ,1987
- The structure of System/88, a fault-tolerant computerIBM Systems Journal, 1987
- Replication and fault-tolerance in the ISIS systemPublished by Association for Computing Machinery (ACM) ,1985