A 14-b, 100-MS/s CMOS DAC designed for spectral performance
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (12) , 1719-1732
- https://doi.org/10.1109/4.808897
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- A 25 kft 768 kb/s CMOS transceiver for multiple bit-rate DSLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Custom analog low power design: the problem of low voltage and mismatchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 12-bit intrinsic accuracy high-speed CMOS DACIEEE Journal of Solid-State Circuits, 1998
- Specifying communications DACsIEEE Spectrum, 1997
- A 12-b, 60-MSample/s cascaded folding and interpolating ADCIEEE Journal of Solid-State Circuits, 1997
- A 16-b D/A converter with increased spurious free dynamic rangeIEEE Journal of Solid-State Circuits, 1994
- Fully bipolar, 120-Msample/s 10-b track-and-hold circuitIEEE Journal of Solid-State Circuits, 1992
- A high-speed sample-and-hold technique using a Miller hold capacitanceIEEE Journal of Solid-State Circuits, 1991
- A 200-MHz CMOS x/sin(x) digital filter for compensating D/A converter frequency response distortionIEEE Journal of Solid-State Circuits, 1991
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989