A 1.2-GIPS/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias
- 7 August 2002
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 37 (2) , 210-217
- https://doi.org/10.1109/4.982427
Abstract
In a speed-adaptive threshold-voltage CMOS (SA-V/sub t/ CMOS) scheme, the substrate bias is controlled so that delay in a circuit remains constant. The substrate bias is continuously changed from -1.5 V of reverse bias to 0.5 V of forward bias in order to compensate for fabrication-process fluctuation, supply-voltage variation, and operating-temperature variation. Advantages and disadvantages of substrate bias control with the forward bias are discussed. The SA-Vt CMOS scheme with forward bias is implemented in a 4.3M-transistor microprocessor. The controller occupies 320/spl times/400 /spl mu/m in area and consumes 4-mA current. A 0.5-V forward bias raises the maximum operating frequency of the processor by 10%. The processor provides 400 VAX MIPS at 1.5-1.8 V supply with 320-380-mW power dissipation, that is, it achieves 1.2-GIPS/W performance.Keywords
This publication has 8 references indexed in Scilit:
- A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200 MHz 1.2 W 1.4 GFLOPS microprocessor with graphic operation unitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward biasPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Intrinsic leakage in deep submicron CMOS ICs-measurement-based test solutionsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- An 18-μA standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention modeIEEE Journal of Solid-State Circuits, 1999
- A Lean-power Gigascale LSI Using Hierarchical V/sub bb/ Routing Scheme With Frequency Adaptive V/sub t/ CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- A 0.9-V, 150-MHz, 10-mW, 4 mm/sup 2/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) schemeIEEE Journal of Solid-State Circuits, 1996
- A threshold voltage controlling circuit for short channel MOS integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1976