A case study on modeling shared memory access effects during performance analysis of HW/SW systems
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10926100,p. 117-121
- https://doi.org/10.1109/hsc.1998.666248
Abstract
Behavioral simulation with timing annotations derived from performance modeling and analysis is a promising alternative for use in evaluating system-level design trade-offs. The accuracy of such approaches is determined by how well the effects of various HW and SW architectural features, like the Real Time Operating System (RTOS), shared memories and buses, HW/SW communication mechanisms, etc are modeled at this level. We present a study of the effects of shared memory buses during system-level performance analysis in the POLIS co-design environment using the example of a TCP/IP Network Interface System. We demonstrate how the effects of the memory arbiter and shared memory bus can be modeled efficiently at the behavioral level, and used to evaluate various design tradeoffs. Experimental results demonstrate that modeling these effects can significantly increase the accuracy of system-level performance estimates.Keywords
This publication has 8 references indexed in Scilit:
- Interface-based DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Efficient software performance estimation methods for hardware/software codesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Static Timing Analysis Of Embedded SoftwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Hardware-Software Co-Design of Embedded SystemsPublished by Springer Nature ,1997
- Embedded program timing analysis based on path clustering and architecture classificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Performance analysis of a system of communicating processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Formulation and evaluation of scheduling techniques for control flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Performance analysis and optimization of schedules for conditional and loop-intensive specificationsPublished by Association for Computing Machinery (ACM) ,1994