Low-power design: ways to approach the limits
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low power chipset for portable multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Future of analog in the VLSI environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sub-1-V swing internal bus architecture for future low-power ULSIsIEEE Journal of Solid-State Circuits, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Logic synthesis of race-free asynchronous CMOS circuitsIEEE Journal of Solid-State Circuits, 1991
- A voltage reduction technique for battery-operated systemsIEEE Journal of Solid-State Circuits, 1990
- Ion-implanted complementary MOS transistors in low-voltage circuitsIEEE Journal of Solid-State Circuits, 1972