A 51.2GOPS 1.0GB/s-DMA single-chip multi-processor integrating quadruple 8-way VLIW processors
- 30 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 194-593 Vol. 1
- https://doi.org/10.1109/isscc.2005.1493935
Abstract
A 51.2-GOPS chip multi-processor integrates four 8-way VLIW embedded processors with 1.0 GB/s local-bus direct memory access. This IC completes MPEG2 MP@HL video-stream decoding at 68% of its processor capability without dedicated hardware. The 11.9 mm /spl times/ 10.3 mm chip is fabricated in a 90 nm 9M CMOS process and consumes 5 W at 533 MHz.Keywords
This publication has 2 references indexed in Scilit:
- A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simultaneous switching noise analysis on bus lines using coupled circuit and electromagnetic simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002