Evaluation of On-Chip Static Interconnection Networks
- 1 March 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-36 (3) , 365-369
- https://doi.org/10.1109/TC.1987.1676910
Abstract
This correspondence evaluates three types of static interconnection networks for VLSI implementation. The criteria of evaluation have been selected from three orthogonal aspects-physical (chip area and dissipation), computational speed (message delay and message density) and cost (chip yield, operational reliability and layout cost). The main feature of this paper is to augment the selection criteria for the interconnection networks from the classical AT2 metric and to provide results pertaining to realistic VLSI implementation.Keywords
This publication has 14 references indexed in Scilit:
- Efficient VLSI Networks for Parallel Processing Based on Orthogonal TreesIEEE Transactions on Computers, 1983
- Managing VLSI complexity: An outlookProceedings of the IEEE, 1983
- A Survey of Interconnection NetworksComputer, 1981
- Communication Structures for Large Networks of MicrocomputersIEEE Transactions on Computers, 1981
- The Binary Tree as an Interconnection Network: Applications to Multiprocessor Systems and VLSIIEEE Transactions on Computers, 1981
- The cube-connected-cycles: A versatile network for parallel computationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Cost and performance of VLSI computing structuresIEEE Journal of Solid-State Circuits, 1979
- Computer Interconnection Structures: Taxonomy, Characteristics, and ExamplesACM Computing Surveys, 1975
- The H Diagram: A Graphical Approach to Logic DesignIEEE Transactions on Computers, 1971
- An Algorithm for Path Connections and Its ApplicationsIEEE Transactions on Electronic Computers, 1961