A 16b ΣΔ pipeline ADC with 2.5 MHz output data-rate
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- An improved sigma-delta modulator architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A second-order double-sampled delta-sigma modulator using additive-error switchingIEEE Journal of Solid-State Circuits, 1996
- A 16-bit oversampling A-to-D conversion technology using triple-integration noise shapingIEEE Journal of Solid-State Circuits, 1987
- A family of differential NMOS analog circuits for a PCM codec filter chipIEEE Journal of Solid-State Circuits, 1982
- Synthesis of digital ladder filters from LC filtersIEEE Transactions on Circuits and Systems, 1976