A second-order double-sampled delta-sigma modulator using additive-error switching
- 1 March 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (3) , 284-293
- https://doi.org/10.1109/4.494190
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- A novel double sampling technique for delta-sigma modulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Double sampling in switched-capacitor delta-sigma A/D convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 15 b 30 kHz bandpass sigma-delta modulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- An oversampling converter for strain gauge transducersIEEE Journal of Solid-State Circuits, 1992
- A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealitiesIEEE Journal of Solid-State Circuits, 1991
- Simulation of mixed switched-capacitor/digital networks with signal-driven switchesIEEE Journal of Solid-State Circuits, 1990
- A fully differential sample-and-hold circuit for high-speed applicationsIEEE Journal of Solid-State Circuits, 1989
- The design of sigma-delta modulation analog-to-digital convertersIEEE Journal of Solid-State Circuits, 1988
- A family of differential NMOS analog circuits for a PCM codec filter chipIEEE Journal of Solid-State Circuits, 1982
- Considerations for high-frequency switched-capacitor ladder filtersIEEE Transactions on Circuits and Systems, 1980