The design of sigma-delta modulation analog-to-digital converters

This publication has 23 references indexed in Scilit:

• Simulating and testing oversampled analog-to-digital converters
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate
  IEEE Journal of Solid-State Circuits, 1986
• A Compatible CMOS-JFET Pulse Density Modulator for Interpolative High-Resolution A/D Conversion
  IEEE Journal of Solid-State Circuits, 1986
• A multistage delta-sigma modulator without double integration loop
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• A 3-/spl mu/m CMOS Digital Codec with Programmable Echo Cancellation and Gain Setting
  IEEE Journal of Solid-State Circuits, 1985
• A CMOS pulse density modulator for high-resolution A/D converters
  IEEE Journal of Solid-State Circuits, 1984
• A low-noise chopper-stabilized differential switched-capacitor filtering technique
  IEEE Journal of Solid-State Circuits, 1981
• The Structure of Quantization Noise from Sigma-Delta Modulation
  IEEE Transactions on Communications, 1981
• Single-chip per channel codec with filters utilizing Δ-Σ modulation
  IEEE Journal of Solid-State Circuits, 1981
• Using Triangularly Weighted Interpolation to Get 13-Bit PCM from a Sigma-Delta Modulator
  IEEE Transactions on Communications, 1976