Configurable computing solutions for automatic target recognition
- 1 January 1996
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
FPGAs can be used to build systems for automatic target recognition (ATR) that achieve an order of magnitude increase in performance over systems built using general purpose processors. This improvement is possible because the bit-level operations that comprise much of the ATR computational burden map extremely efficiently into FPGAs, and because the specificity of ATR target templates can be leveraged via fast reconfiguration. We describe here algorithms, design tools, and implementation strategies that are being used in a configurable computing system for ATR.Keywords
This publication has 6 references indexed in Scilit:
- Teramac-configurable custom computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A dynamic instruction set computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DPGA Utilization and ApplicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Video communications using rapidly reconfigurable hardwareIEEE Transactions on Circuits and Systems for Video Technology, 1995
- High-Energy Physics on DECPeRLe-1 Programmable Active MemoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Processor reconfiguration through instruction-set metamorphosisComputer, 1993