BenchNN: On the broad potential application scope of hardware neural network accelerators
- 1 November 2012
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4892, 36-45
- https://doi.org/10.1109/iiswc.2012.6402898
Abstract
Recent technology trends have indicated that, although device sizes will continue to scale as they have in the past, supply voltage scaling has ended. As a result, future chips can no longer rely on simply increasing the operational core count to improve performance without surpassing a reasonable power budget. Alternatively, allocating die area towards accelerators targeting an application, or an application domain, appears quite promising, and this paper makes an argument for a neural network hardware accelerator. After being hyped in the 1990s, then fading away for almost two decades, there is a surge of interest in hardware neural networks because of their energy and fault-tolerance properties. At the same time, the emergence of high-performance applications like Recognition, Mining, and Synthesis (RMS) suggest that the potential application scope of a hardware neural network accelerator would be broad. In this paper, we want to highlight that a hardware neural network accelerator is indeed compatible with many of the emerging high-performance workloads, currently accepted as benchmarks for high-performance micro-architectures. For that purpose, we develop and evaluate software neural network implementations of 5 (out of 12) RMS applications from the PARSEC Benchmark Suite. Our results show that neural network implementations can achieve competitive results, with respect to application-specific quality metrics, on these 5 RMS applications.Keywords
This publication has 23 references indexed in Scilit:
- A defect-tolerant accelerator for emerging high-performance applicationsACM SIGARCH Computer Architecture News, 2012
- FPGA placement by using Hopfield neural networkMicroelectronics International, 2009
- Gaussian Process Latent Variable Models for Human Pose EstimationPublished by Springer Nature ,2008
- FerretACM SIGOPS Operating Systems Review, 2006
- Measuring the gap between FPGAs and ASICsPublished by Association for Computing Machinery (ACM) ,2006
- Haphazard Wiring of Simple Receptive Fields and Orientation Columns in Visual CortexJournal of Neurophysiology, 2004
- New image filtering technique combining a wavelet transform with a linear neural network: application to face recognitionOptical Engineering, 2000
- Sequential neural text compressionIEEE Transactions on Neural Networks, 1996
- Neural networks and physical systems with emergent collective computational abilities.Proceedings of the National Academy of Sciences, 1982
- The Pricing of Options and Corporate LiabilitiesJournal of Political Economy, 1973