Hardware implementation of the backpropagation without multiplication
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Multiplierless multilayer feedforward neural network design suitable for continuous input-output mappingElectronics Letters, 1993
- Using simulations of reduced precision arithmetic to design a neuro-microprocessorJournal of Signal Processing Systems, 1993
- Reduction of required precision bits for back-propagation applied to pattern recognitionIEEE Transactions on Neural Networks, 1993
- Fast neural networks without multipliersIEEE Transactions on Neural Networks, 1993
- Application of the ANNA neural network chip to high-speed character recognitionIEEE Transactions on Neural Networks, 1992
- Weight perturbation: an optimal architecture and learning technique for analog VLSI feedforward and recurrent multilayer networksIEEE Transactions on Neural Networks, 1992
- The digi-neocognitron: a digital neocognitron neural network model for VLSIIEEE Transactions on Neural Networks, 1992
- An analysis on the performance of silicon implementations of backpropagation algorithms for artificial neural networksIEEE Transactions on Computers, 1991