Using simulations of reduced precision arithmetic to design a neuro-microprocessor
- 1 June 1993
- journal article
- Published by Springer Nature in Journal of Signal Processing Systems
- Vol. 6 (1) , 33-44
- https://doi.org/10.1007/bf01581957
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Finite precision error analysis of neural network electronic hardware implementationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- RAP: a ring array processor for multilayer perceptron applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Continuous speech recognition using multilayer perceptrons with hidden Markov modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI Design of Neural NetworksPublished by Springer Nature ,1991
- Perceptual linear predictive (PLP) analysis of speechThe Journal of the Acoustical Society of America, 1990
- A VLSI architecture for high-performance, low-cost, on-chip learningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Learning on VLSI: a general purpose digital neurochipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Parallel Distributed ProcessingPublished by MIT Press ,1986