A reconfigurable cube-connected cycles architecture for wafer scale integration
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Proposes a novel reconfigurable architecture for the cube-connected cycles (CCC) implemented by wafer scale integration (WSI) technology. This design is aimed at maintaining the full rigid structure of the CCC in the presence of manufacturing defects. The spare PEs (processing elements), which are added to every building block of the system, can be shared by the PEs in immediate nearby blocks or be used to substitute defective PEs in distant blocks. As a result, the design utilizes spares more effectively than earlier designs in which spares in a block can be used solely by PEs within the same block, resulting in far better yield improvement.< >Keywords
This publication has 5 references indexed in Scilit:
- Yield enhancement designs for WSI cube connected cyclesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Designing interconnection buses in VLSI and WSI for maximum yield and minimum delayIEEE Journal of Solid-State Circuits, 1988
- Point defect yield model for wafer scale integrationIEEE Circuits and Devices Magazine, 1985
- Integrated circuit yield statisticsProceedings of the IEEE, 1983
- The cube-connected cycles: a versatile network for parallel computationCommunications of the ACM, 1981