Integer multiplication and division on the HP precision architecture
Open Access
- 1 October 1987
- proceedings article
- Published by Association for Computing Machinery (ACM)
Abstract
In recent years, many architectural design efforts have focused on maximizing performance for frequently executed, simple instructions. Although these efforts have resulted in machines with better average price/performance ratios, certain complex instructions and, thus, certain classes of programs which heavily depend on these instructions may suffer by comparison. Integer multiplication and division are one such set of complex instructions. This paper describes how a small set of primitive instructions combined with careful frequency analysis and clever programming allows the Hewlett-Packard Precision Architecture integer multiplication and division implementation to provide adequate performance at little or no hardware cost.Keywords
This publication has 7 references indexed in Scilit:
- Reduced instruction set computersCommunications of the ACM, 1985
- RISC watchACM SIGARCH Computer Architecture News, 1984
- A VLSI RISCComputer, 1982
- Empirical analysis of the mesa instruction setPublished by Association for Computing Machinery (ACM) ,1982
- The 801 minicomputerPublished by Association for Computing Machinery (ACM) ,1982
- Hardware/software tradeoffs for increased performancePublished by Association for Computing Machinery (ACM) ,1982
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951