Design of inverse DCT unit and motion compensator for MPEG2 HDTV decoding
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
An MPEG2 video decoder core is implemented, which consists of an inverse discrete cosine transform (IDCT) unit and a motion compensator. By means of butterfly computation, multi-bit extension of distributed arithmetic, and improvement of critical paths, the IDCT unit achieves a high throughput, and the motion compensator calculates half-pel image dynamically so as to cover several types of picture prediction modes employed by MPEG2. The decoder core occupies 27 mm/sup 2/ in a 0.6-/spl mu/m triple-metal CMOS technology, processes a macroblock (16/spl times/16 pels) within 2.5 /spl mu/s, and therefore is capable of decoding HDTV (1920/spl times/1152 pels) resolution images in real time.Keywords
This publication has 7 references indexed in Scilit:
- A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 codecPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 200 MHz video compression macrocells using low-swing differential logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single-chip MPEG2 video decoder LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 100-MHz 2-D discrete cosine transform core processorIEEE Journal of Solid-State Circuits, 1992
- A video digital signal processor with a vector-pipeline architectureIEEE Journal of Solid-State Circuits, 1992
- A Fast Computational Algorithm for the Discrete Cosine TransformIEEE Transactions on Communications, 1977
- A new hardware realization of digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1974