The Metaflow architecture
- 1 June 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 11 (3) , 10-13
- https://doi.org/10.1109/40.87564
Abstract
The Metaflow architecture, a unified approach to maximizing the performance of superscalar microprocessors, is introduced. The Metaflow architecture exploits inherent instruction-level parallelism in conventional sequential programs by hardware means, without relying on optimizing compilers. It is based on a unified structure, the DRIS (deferred-scheduling, register-renaming instruction shelf), that manages out-of-order execution and most of the attendant problems. Coupling the DRIS with a speculative-execution mechanism that avoids conditional branch stalls results in performance limited only be inherent instruction-level parallelism and available execution resources. Although presented in the context of superscalar machines, the technique is equally applicable to a superpipelined implementation. Lightning, the first implementation of the Metaflow architecture, which executes the Sparc RISC instruction set is described.<>Keywords
This publication has 7 references indexed in Scilit:
- Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computersIEEE Transactions on Computers, 1990
- Implementing precise interrupts in pipelined processorsIEEE Transactions on Computers, 1988
- Checkpoint Repair for High-Performance Out-of-Order Execution MachinesIEEE Transactions on Computers, 1987
- Branch Prediction Strategies and Branch Target Buffer DesignComputer, 1984
- Postpass Code Optimization of Pipeline ConstraintsACM Transactions on Programming Languages and Systems, 1983
- Look-Ahead ProcessorsACM Computing Surveys, 1975
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967