Reconfigurable hardware for efficient implementation of programmable FIR filters

This publication has 6 references indexed in Scilit:

• A 40 MHz programmable and reconfigurable filter processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Systematic design of architectures for M-ary tree-structured filter banks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A low-power 128-tap digital adaptive equalizer for broadband modems
  IEEE Journal of Solid-State Circuits, 1997
• Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• Synthesis of control circuits in folded pipelined DSP architectures
  IEEE Journal of Solid-State Circuits, 1992
• Optimizing Synchronous Circuitry by Retiming (Preliminary Version)
  Published by Springer Nature ,1983