Synthesis of control circuits in folded pipelined DSP architectures
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (1) , 29-43
- https://doi.org/10.1109/4.109555
Abstract
No abstract availableKeywords
This publication has 28 references indexed in Scilit:
- Digit-serial DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A systematic approach for design of digit-serial signal processing architecturesIEEE Transactions on Circuits and Systems, 1991
- Register minimization in DSP data format convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Static rate-optimal scheduling of iterative data-flow programs via optimum unfoldingIEEE Transactions on Computers, 1991
- Register allocation for design of data format convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Digit-serial processing techniquesIEEE Transactions on Circuits and Systems, 1990
- Algorithm transformation techniques for concurrent processorsProceedings of the IEEE, 1989
- Custom design of a VLSI PCM-FDM transmultiplexer from system specifications to circuit layout using a computer-aided design systemIEEE Journal of Solid-State Circuits, 1986
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976