A systematic approach for design of digit-serial signal processing architectures
- 1 April 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 38 (4) , 358-375
- https://doi.org/10.1109/31.75394
Abstract
No abstract availableKeywords
This publication has 30 references indexed in Scilit:
- A graph theoretic technique for the generation of systolic implementations for shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Design issues in digit serial signal processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic generation of control circuits in pipelined DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Digit-serial DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Static rate-optimal scheduling of iterative data-flow programs via optimum unfoldingIEEE Transactions on Computers, 1991
- Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decompositionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- Concurrent cellular VLSI adaptive filter architecturesIEEE Transactions on Circuits and Systems, 1987
- Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A TutorialComputer, 1987
- Compact NMOS building blocks and a methodology for dedicated digital filter applicationsIEEE Journal of Solid-State Circuits, 1983
- An approach to the implementation of digital filtersIEEE Transactions on Audio and Electroacoustics, 1968