Design issues in digit serial signal processors

This publication has 12 references indexed in Scilit:

• Implementing algorithms for convolution on arrays of adders
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Bit-level systolic arrays for IIR filtering
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A comparison of two digit serial VLSI adders
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A digit pipelined dynamic time warp processor (word recognition)
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
• The Arithmetic Cube
  IEEE Transactions on Computers, 1987
• Design of high speed MOS multiplier and divider using redundant binary representation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial
  Computer, 1987
• An overview of the Penn State design system
  Published by Association for Computing Machinery (ACM) ,1987
• Mesh arrays and LOGICIAN: a tool for their efficient generation
  Published by Association for Computing Machinery (ACM) ,1987
• Signed-Digit Numbe Representations for Fast Parallel Arithmetic
  IEEE Transactions on Electronic Computers, 1961