Characterization and design of a low-power, high-performance cache architecture
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Techniques to reduce power in fast wide memories [CMOS SRAMs]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 1-V, 30-MHz memory-macrocell-circuit technology with a 0.5-μm multi-threshold CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Trends in low-power RAM circuit technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An 11-ns 8K*18 CMOS static RAM with 0.5- mu m devicesIEEE Journal of Solid-State Circuits, 1988
- A 25-ns low-power full-CMOS 1-Mbit (128 K*8) SRAMIEEE Journal of Solid-State Circuits, 1988