Trends in low-power RAM circuit technologies
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Trends in low-power RAM circuit technologies are reviewed. The following provide major contribution to power reduction: lowering operating voltage by lowering the external supply voltage, half-V/sub DD/ data-line precharging and on-chip voltage down converting; reducing charging capacitance through partial activation of multi-divided array, and CMOS NAND decoder; reducing DC current through partial activation of multi-divided word line and pulsed operations of periphery using address transition detection. These contributions have made possible a DRAM active power reduction of as much as 2 to 3 orders of magnitude over the last decade. Moreover, MOS transistor subthreshold current reduction circuits such as source-gate backbiasing scheme, which are essential in an ultra-low voltage era, might reduce an active current of a 1-V 16Gb DRAM from 1.2 A down to 22 mA.Keywords
This publication has 9 references indexed in Scilit:
- A 34 ns 256 Mb DRAM with boosted sense-ground schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Two-dimensional power-line selection scheme for low subthreshold-current multi-gigabit DRAM'sIEEE Journal of Solid-State Circuits, 1994
- Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI'sIEEE Journal of Solid-State Circuits, 1993
- Subthreshold-current reduction circuits for multi-gigabit DRAM'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- 256 Mb DRAM technologies for file applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A 30 ns 256 Mb DRAM with multi-divided array structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Trends in megabit DRAM circuit designIEEE Journal of Solid-State Circuits, 1990
- A 64Kb full CMOS RAM with divided word line structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A fault-tolerant 30 ns/375 mW 16Kx1 NMOS static RAMIEEE Journal of Solid-State Circuits, 1981