A novel built-in self-repair approach to VLSI memory yield enhancement
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 833-841
- https://doi.org/10.1109/test.1990.114101
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Minimum fault coverage in reconfigurable arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Increased throughput for the testing and repair of RAMs with redundancyIEEE Transactions on Computers, 1991
- Asynchronous VLSI neural networks using pulse-stream arithmeticIEEE Journal of Solid-State Circuits, 1988
- On yield, fault distributions, and clustering of particlesIBM Journal of Research and Development, 1986
- VLSI implementation of a neural network memory with several hundreds of neuronsAIP Conference Proceedings, 1986
- VLSI architectures for implementation of neural networksAIP Conference Proceedings, 1986
- “Neural” computation of decisions in optimization problemsBiological Cybernetics, 1985
- Optimization by Simulated AnnealingScience, 1983
- Neural networks and physical systems with emergent collective computational abilities.Proceedings of the National Academy of Sciences, 1982
- A logical calculus of the ideas immanent in nervous activityBulletin of Mathematical Biology, 1943