A multiplier and squarer generator for high performance DSP applications
- 24 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 109-112
- https://doi.org/10.1109/mwscas.1996.594049
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- M*N Booth encoded multiplier generator using optimized Wallace treesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- 'Overturned-stairs' adder trees and multiplier designIEEE Transactions on Computers, 1992
- Incremental computation of squares and sums of squaresIEEE Transactions on Computers, 1989
- A Regular Layout for Parallel AddersIEEE Transactions on Computers, 1982
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951