ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix

This publication has 4 references indexed in Scilit:

• Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling
  IEE Proceedings - Computers and Digital Techniques, 2003
• MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications
  IEEE Transactions on Computers, 2000
• RaPiD — Reconfigurable pipelined datapath
  Published by Springer Nature ,1996
• IMPACT
  Published by Association for Computing Machinery (ACM) ,1991