Architectures for pipelined Wallace tree multiplier-accumulators
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 247-250
- https://doi.org/10.1109/iccd.1990.130217
Abstract
A scalable architecture for pipelined and iterative Wallace tree multipliers is presented. For netlist-only multipliers, minimal latency and number of pipeline stages are achieved through a decay-driven design scheme. The architecture can be modified to a tree-of-Wallace-trees structure for regular layout, at the expense of latency. The achievable minimal cycle time equals the delay through two full adder cells, plus the setup time and delay through a register. The elemental Wallace trees in this architecture can also be used in iterative structures that provide a variety of delay/gate-count tradeoffs.Keywords
This publication has 4 references indexed in Scilit:
- Generation of high speed CMOS multiplier-accumulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The architectures and design of a 20-MHz real-time DSP chip setIEEE Journal of Solid-State Circuits, 1989
- A datapath multiplier with automatic insertion of pipeline stagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A high-speed multiplier using a redundant binary adder treeIEEE Journal of Solid-State Circuits, 1987