A novel three dimensional BiCMOS process using epitaxial lateral overgrowth of silicon

This publication has 5 references indexed in Scilit:

• Stacked CMOS inverter with symmetric device performance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Process design for merged complementary BiCMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Oxide degradation during selective epitaxial growth of silicon
  Journal of Applied Physics, 1988
• A 12-ns ECL I/O 256 K*1-bit SRAM using a 1- mu m BiCMOS technology
  IEEE Journal of Solid-State Circuits, 1988
• Advanced BiCMOS technology for high speed VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986