Process design for merged complementary BiCMOS
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 485-488
- https://doi.org/10.1109/iedm.1990.237062
Abstract
A process sequence was designed to fabricate a fully complementary BiCMOS technology. In this technology, a merged bipolar-FET device structure and common subcollector p-n-p are used to implement a complementary emitter follower circuit, yielding a strong density advantage over conventional BiCMOS logic. The problems associated with the p-n-p subcollector formation, gate oxide protection, base formation, emitter protection and source/drain formation have been addressed. The result is a technology with a process complexity that is well-managed and has high performance.Keywords
This publication has 4 references indexed in Scilit:
- Asymmetrical halo source GOLD drain (HS-GOLD) deep sub-half micron n-MOSFET design for reliability and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Merged complementary BiCMOS for logic applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Titanium disilicide formation on heavily doped silicon substratesJournal of Applied Physics, 1987
- The impact of gate-drain overlapped LDD (GOLD) for deep submicron VLSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987