Design verification of a super-scalar RISC processor
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 472-477
- https://doi.org/10.1109/ftcs.1995.466951
Abstract
The paper provides an overview of the design verification methodology for HaL's Sparc64 processor development. This activity covered approximately two and a half years of design development time. Objectives and challenges are discussed and the verification methodology is described. Monitoring mechanisms that give high observability to internal design states, novel features that increase the simulation speed, and tools for automatic result checking are described. Also presented for the first time, is an analysis of the design defects discovered during the verification process. Such an analysis is useful in augmenting verification programs to target common design defects.Keywords
This publication has 4 references indexed in Scilit:
- A 64b 4-issue out-of-order execution RISC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architectural overview of HaL systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HALSIM-a very fast SPARC-V9 behavioral modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault-tolerant features in the HaL memory management unitIEEE Transactions on Computers, 1995