A test methodology for interconnect structures of LUT-based FPGAs
Open Access
- 1 November 1996
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper we consider testing for programmable interconnect structures of look-up table based FPGAs. The interconnect structure considered in the paper consists of interconnecting wires and programmable points (switches) to join them. As fault models, stuck-at faults of the wires, and extra-device faults and missing-device faults of the programmable points are considered. We heuristically derive test procedures for the faults and then show their validness and complexity.Keywords
This publication has 4 references indexed in Scilit:
- Testability considerations in technology mappingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Universal test complexity of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Field-Programmable Gate Array TechnologyPublished by Springer Nature ,1994
- Field-Programmable Gate ArraysPublished by Springer Nature ,1992