Testability considerations in technology mapping
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 151-156
- https://doi.org/10.1109/ats.1994.367238
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Characterization of Boolean functions for rapid matching in EPGA technology mappingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- GAFPGA: Genetic algorithm for FPGA technology mappingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability considerations in technology mappingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic synthesis for programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Field-Programmable Gate ArraysPublished by Springer Nature ,1992
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Fault Detection in Redundant CircuitsIEEE Transactions on Electronic Computers, 1967