Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip
- 1 December 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 8 (6) , 649-659
- https://doi.org/10.1109/92.902259
Abstract
A system-on-a-chip (SoC) contains several pre-designed heterogeneous megacells that have been designed and routed optimally. In this paper a new stochastic net-length distribution for global interconnects in a nonhomogeneous SoC is derived using novel models for netlist, placement, and routing information. The netlist information is rigorously derived based on heterogeneous Rent's rule, the placement information is modeled by assuming a random placement of terminals for a given net in a bounding area, and the routing information is constructed based on a new model for minimum rectilinear Steiner tree construction (MRST). The combination of the three models gives a priori estimation of global net-length distribution in a heterogeneous SoC. Unlike previous models that empirically relate the average length of the global wires to the chip area, the new distribution provides a complete and accurate distribution of net-length for global interconnects. Through comparison with actual product data, it is shown that the new stochastic model successfully predicts the global net-length distribution of a heterogeneous system.Keywords
This publication has 19 references indexed in Scilit:
- A new algorithm for standard cell global routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On a pin versus gate relationship for heterogeneous systems: heterogeneous Rent's rulePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Stochastic interconnect network fan-out distribution using Rent's rulePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Getting to the bottom of deep submicron IIPublished by Association for Computing Machinery (ACM) ,1999
- Efficient heuristics for the minimum shortest path Steiner arborescence problem with applications to VLSI physical designPublished by Association for Computing Machinery (ACM) ,1997
- Routing in a three-dimensional chipIEEE Transactions on Computers, 1995
- A global router based on a multicommodity flow modelIntegration, 1987
- The largest minimal rectilinear steiner trees for a set ofn points enclosed in a rectangle with given perimeterNetworks, 1979
- On a Pin Versus Block Relationship For Partitions of Logic GraphsIEEE Transactions on Computers, 1971