4 Gbps high-density AC coupled interconnection
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
AC coupled interconnects enable multi-gigabit-persecond communication data rates between integrated circuits with very high pin counts and low power consumption. AC coupling can be realized with either series capacitive or inductive coupling elements. Capacitive AC coupling offers better performance when low power I/O buffers are required and when there is sufficient area to dedicate to coupling capacitors in the top-level metal of each IC. At a slight expense of circuit complexity, inductive AC coupling can be used to bring I/O pad pitches down to 75 /spl mu/m and maintain a controlled impedance connection. A novel physical structure, buried solder bumps, are used as a solution for providing DC power and ground connections across the same surface as the AC connections. When used in conjunction with NRZ-tolerant receivers, and current-mode signaling, highly effective interconnect structures can be built. As well as presenting both physical and circuit aspects of this work, experimental results are shown.Keywords
This publication has 7 references indexed in Scilit:
- The mini flex ball-grid-array chip-scale packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modeling, simulation, and design methodology of the interconnect and packaging of an ultra-high speed source synchronous busPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Vertical signal transmission in three-dimensional integrated circuits by capacitive couplingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Capacitive coupling and quantized feedback applied to conventional CMOS technologyIEEE Journal of Solid-State Circuits, 1997
- High-speed CMOS I/O buffer circuitsIEEE Journal of Solid-State Circuits, 1992
- Design of multichip modulesProceedings of the IEEE, 1992
- A magnetic power and communication interface for a CMOS integrated circuitIEEE Journal of Solid-State Circuits, 1989