A 250-622 MHz deskew and jitter-suppressed clock buffer using two-loop architecture

This publication has 9 references indexed in Scilit:

• A 32-bank 256 Mb DRAM with cache and TAG
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A delay line loop for frequency synthesis of de-skewed clock
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 250-622 MHz deskew and jitter-suppressed clock buffer using a frequencyand delay-locked two-loop architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An experimental 220 MHz 1 Gb DRAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A wide-bandwidth low-voltage PLL for PowerPC microprocessors
  IEEE Journal of Solid-State Circuits, 1995
• A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM
  IEEE Journal of Solid-State Circuits, 1994
• A PLL clock generator with 5 to 110 MHz of lock range for microprocessors
  IEEE Journal of Solid-State Circuits, 1992
• A 155-MHz clock recovery delay- and phase-locked loop
  IEEE Journal of Solid-State Circuits, 1992
• Design of PLL-based clock generation circuits
  IEEE Journal of Solid-State Circuits, 1987