Design of PLL-based clock generation circuits

This publication has 6 references indexed in Scilit:

• A novel precision MOS synchronous delay line
  IEEE Journal of Solid-State Circuits, 1985
• The Modular Design of Clock-Generator Circuits in a CMOS Building-Block System
  IEEE Journal of Solid-State Circuits, 1985
• Phase Accuracy of Charge Pump PLL's
  IEEE Transactions on Communications, 1982
• A synchronous approach for clocking VLSI systems
  IEEE Journal of Solid-State Circuits, 1982
• Low power PCM CODEC and filter system
  IEEE Journal of Solid-State Circuits, 1981
• Charge-Pump Phase-Lock Loops
  IEEE Transactions on Communications, 1980