Noise in deep submicron digital design

This publication has 17 references indexed in Scilit:

• Dynamic noise margins of MOS logic gates
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Efficient linear circuit analysis by Pade approximation via the Lanczos process
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits
  IEEE Journal of Solid-State Circuits, 1993
• Sensitivity computation in piecewise approximate circuit simulation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Asymptotic waveform evaluation for timing analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• A CMOS-based analog standard cell product family
  IEEE Journal of Solid-State Circuits, 1989
• Derivation of Signal Flow Direction in MOS VLSI
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Delta-I noise specification for a high-performance computing machine
  Proceedings of the IEEE, 1985
• Timing Analysis of Computer Hardware
  IBM Journal of Research and Development, 1982
• The Generalized Adjoint Network and Network Sensitivities
  IEEE Transactions on Circuit Theory, 1969