Automatic modeling of switch-level networks using partial orders (MOS circuits)
- 1 July 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (7) , 696-707
- https://doi.org/10.1109/43.55209
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Post-layout verification of the WE DSP32 digital signal processorIEEE Design & Test of Computers, 1989
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- The hardware architecture of the CRISP microprocessorPublished by Association for Computing Machinery (ACM) ,1987
- A Survey of Switch-Level AlgorithmsIEEE Design & Test of Computers, 1987
- Pseudo-Boolean Logic CircuitsIEEE Transactions on Computers, 1986
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- A Polynomial Solution to the Undirected Two Paths ProblemJournal of the ACM, 1980
- A note on two problems in connexion with graphsNumerische Mathematik, 1959